登录 注册
开发者工具AI 模型与开发框架自动化与工作流
1,150
Stars
187
Forks
40
Watchers
398
Open Issues
NOASSERTION
许可证
Haskell
语言
2020-01-31
创建时间
2026-11-06
最近更新

项目能做什么

bsc 是 Bluespec 硬件描述语言的开源编译器与工具链。它解决传统数字硬件设计复杂、易出错的问题,支持 BSV 和 BH 两种语法,能通过强类型系统和“保护原子操作”进行模块化设计,并自动生成标准 Verilog,同时自带仿真器与标准库。
来源:AI 基于仓库事实生成 · 内容以仓库实际 README 为准

使用说明 查看原始 README 原仓库文档

中文使用说明暂未生成。下面保留原仓库 README 摘录,命令与配置均以原文为准。
原始 README 摘录(英文原文,节选前 3000 字符)
<div class="title-block" style="text-align: center;" align="center">

# Bluespec Compiler

[![Version]](https://github.com/B-Lang-org/bsc/releases/tag/2026.07.1)
[![License]](./COPYING)
[![Build Status]](https://github.com/B-Lang-org/bsc/actions/workflows/ci.yml?query=branch%3Amain+event%3Apush)

[License]:        https://img.shields.io/badge/license-BSD%203-blueviolet.svg
[Version]:        https://img.shields.io/badge/release-2026.07.1-red.svg?logo=v
[Build Status]:   https://github.com/B-Lang-org/bsc/actions/workflows/ci.yml/badge.svg?branch=main&event=push

**[Community] &bull; [Download] &bull; [Documentation] &bull; [Build] &bull; [Test] &bull; [Develop]**

[Community]: #community
[Download]: #download
[Documentation]: #documentation
[Build]: ./INSTALL.md
[TEST]: ./testsuite/README.md
[Develop]: ./DEVELOP.md

---

</div>

Compiler, simulator, and tools for the **Bluespec Hardware Description
Language**. Bluespec is a single language for digital electronic hardware designs that comes in
two syntactic flavors, which are interchangeable:

  - Bluespec **SystemVerilog** (BSV)
  - Bluespec **Haskell** (BH, or "Bluespec Classic")

Bluespec is a *high-level* hardware description language. It has a variety of
advanced features including a powerful type system that can prevent errors
prior to synthesis time, and its most distinguishing feature, **Guarded Atomic
Actions**, allow you to define hardware components in a modular manner based on
their invariants, and let the compiler pick a scheduler.

The toolchain was under development by [Bluespec Inc] for almost 20 years, and
has been proven repeatedly in production designs like [Flute], [Piccolo], and
[Shakti].

The Bluespec compiler `bsc` emits standard Verilog for maximum compatibility
with any synthesis toolchain and comes with an included simulator ("bluesim"),
standard library, and TCL scripting support ("bluetcl").

The repository is still evolving. We welcome your feedback, issue reports,
and pull requests.

A separate repository, [bsc-contrib],
exists for sharing libraries and utilities that don't (or don't yet) belong in
the core tools.

A graphical environment for using BSC is available in a separate [bdw]
repository. BDW (the BSC Development Workstation) provides a number of
tools, including the ability to view simulation waveforms as
source-level values.

[Bluespec Inc]: https://bluespec.com
[Flute]: https://github.com/bluespec/Flute
[Piccolo]: https://github.com/bluespec/Piccolo
[Shakti]: https://shakti.org.in

[bsc-contrib]: https://github.com/B-Lang-org/bsc-contrib
[bdw]: https://github.com/B-Lang-org/bdw

---

## Community

To receive announcements about BSC and related projects, subscribe to
[b-lang-announce@groups.io](https://groups.io/g/b-lang-announce).

For questions and discussion about BSC source, subscribe to the
developers' mailing list [bsc-dev@groups.io](https://groups.io/g/bsc-dev).

For any questions or discussion about Bluespec HDLs, using BSC, or
related projects, subscr
阅读完整原文

项目深度分析 AI 生成

BSV企业级技术支持与定制EDA工具链服务

产品构想为采用BSV进行RISC-V芯片或硬件加速器开发的企业提供编译器底层Bug修复、性能调优及EDA流程集成服务。
核心功能编译器生成Verilog的时序与面积优化、特定EDA综合工具(Synopsys/Cadence)适配定制、专属Bug优先排查与修复SLA。
目标用户采用BSV自研芯片的芯片设计初创公司、科研院所工程团队。
难度/周期高(需要深入理解Haskell编写的编译器核心、类型系统推导及硬件综合语义) · 3 - 6 个月 · 成本:人力成本高(需精通Haskell与数字IC前端设计的稀缺复合型人才)
收费模式年度技术服务合同、工单制咨询费。
竞争风险目标客户群体极为垂直,BSV在工业界市场份额显著低于传统Verilog/Chisel/SystemC。
依据 已验证事实

基于BSV的高性能标准IP核与总线构件库开发与授权

产品构想基于BSC开发高可靠性、经过验证的硬件IP组件(如AXI4/CHI互联、高速接口控制器、乱序执行RISC-V核扩展)并进行商业分发。
核心功能参数化可配置BSV IP核、Bluesim快速仿真测试向量包、自动化Verilog网表导出与验证报告。
目标用户FPGA工程师、RISC-V SoC集成商、数据中心硬件加速团队。
难度/周期高(涉及复杂协议栈实现、形式化验证及严格的时序闭合) · 6 - 12 个月 · 成本:高(需EDA仿真授权、FPGA原型验证板卡等硬件设施)
收费模式IP核授权费(License fee)与版税(Royalty)。
竞争风险芯片验证周期极长,客户对第三方小团队交付的IP承担极高的流片试错风险。
依据 数据支持的判断

现代化BSV开发套件(LSP插件与图形化调试平台)

产品构想针对现代IDE(如VS Code)构建专业级BSV语言服务器协议(LSP)与仿真波形联动工具,提供付费专业版(企业内网支持、规则冲突可视化)。
核心功能代码补全与实时类型检查、Guarded Actions调度冲突可视化、Bluesim仿真断点与波形源语级别映射。
目标用户日常使用BSV进行开发的芯片工程师、高校师生。
难度/周期中等(需基于Haskell编译器暴露AST与诊断接口,结合LSP规范开发) · 3 - 6 个月 · 成本:中等(主要是开发工作量)
收费模式个人开发者订阅(Freemium)、企业单席位License/浮动授权。
竞争风险开源社区可能自发演进类似开源扩展,且潜在开发者用户基数较小(推测)。
依据 AI推测
AI 基于仓库公开数据分析生成,含推测成分,不构成收益承诺。
报告会保存到 个人中心

竞品与相似项目 GitHub Search 真实检索

相似项目数据正在完善中,暂不展示(避免误导)

项目优势与风险

技术成熟度创建于 2020-01-31,近 30 天仍在推送,发布过 11 个 Release
社区活跃Star 1,150 / Fork 187 / Issue 398(数据支持,可自行核实)
许可证NOASSERTION
主要风险上游项目方向可能变化;同赛道竞争者较多(见竞品表);热度与需求不完全等价

安装与使用

此项目未提供 Docker 镜像,安装步骤以原仓库 README 为准(涉及依赖安装与环境配置,对新手门槛较高)。